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Abstract- The Class-E power amplifier is widely used due
to its high efficiency, resulting from switching at zero voltage
and zero slope of the switch voltage. In this paper, we extend
general analytical solutions for the Class-E power amplifier to the
ideal single-ended Variable-Voltage Class-E (Class-Evv) power
amplifier that switches at zero slope but not necessarily at zero
voltage.
The theory is verified by simulations and measurements, and
show that the peak switch voltage of Class-Evv power amplifier
is lower (up to 30% ) than in the conventional Class-E power
amplifier; which can be utilized to obtain e.g. higher output
power (up to 200% more) with lower power-added efficiency
(maximum 20% less) from technologies with low-breakdown
voltages.
Index Terms- Power amplifiers, switching amplifiers.
paper is based on closed form expressions like those presented
in [5], [6] and [7] for Class-E PAs'. In the analysis, the finite
dc-feed inductance (L), the switch (transistor) input/output
capacitance (Cj,1COut) and on-resistance (Ron) (Fig. 2b) are
all taken into account. As a result of the analysis, analytical de-
sign equations are presented showing the relation between the
input parameters and the circuit component values. It is shown
in this paper that Class-Evv can have up to - 30% lower
peak switch voltage than conventional Class-E PAs; which
can be used to obtain up to - 200% more output power with
maximum - 20% lower power-added efficiency2 assuming the
same transistor size, reliable peak voltage, matching network
and pre-driver.
I. INTRODUCTION
The Class-E power amplifier (PA) can achieve high effi-
ciency due to its tuned load network that shapes the switch
voltage to zero-voltage and zero-slope at the switch turn-
on moment. Many different aspects of the Class-E power
amplifier (PA) have been extensively studied in the last three
decades [1]- [7]. The reportedly "sub-optimum operation" with
nonzero-voltage or nonzero-slope switching [3] is hardly used
because of its believed inferior performance.
zero-slope switching zero-voltage switching
Fig. 1. Sub-optimum operation classes of Class-E PA
In [1], zero-voltage and nonzero-slope switching operation
only for RF-choke Class-E PAs has been investigated and it is
found that these Class-E PAs have about 10% higher tolerance
to switch (transistor) output capacitance than conventional RF-
choke Class-E PAs. In [6], it has been shown that zero-voltage
and nonzero-slope switching (denoted as variable-slope Class-
E, Class-Evs (Fig.1)) operation of finite dc-feed inductance
Class-E PAs allows using significantly larger switch (transis-
tor) size (up to 110% more); which can be utilized in obtaining
higher efficiency.
To the best of the authors' knowledge, analyses of nonzero-
voltage and zero-slope switching Class-E PAs (denoted as
Variable-Voltage Class-E, Class-Evv (Fig.1)) have not been
presented in literature. This paper presents an analysis and
some discussions on Class-Evv PAs to utilize their lower
peak switch voltage feature to obtain higher output power with
reasonably high power-added efficiency from transistor tech-
nologies with low-breakdown voltages. The analysis in this
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Fig. 2. (a) Class-Evv PA including pre-driver and matching network (b)
Model of Class-Evv PA (c) Normalized switch voltage and switch current
of Class-Evv PA with turn-on voltage of oa = 2, oa = O(Class-E) and oa = 1
'In [5] and [7] only Class-E operation and in [6] only Class-Evs operation
is considered.
2Power is lost due to discharging of the capacitor (C) to ground via the
switch at the switch turn-on moment.
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II. ANALYSIS OF CLAsS-Evv POWER AMPLIFIER
A single ended switching PA topology and its model are given
in Fig.2a and Fig.2b respectively. An analytical solution for
the model in Fig.2b to operate as a Class-E PA (e.g. switching
at zero-voltage and zero-slope) is given in [5] and [7]3. In
[6], switching with variable slope aspect was generalized
and analytical design equations for Class-Evs (e.g. switching
at zero-voltage and variable-slope) is given. In the current
paper, the variable voltage aspect is generalized and general
analytical solution for Class-Evv (e.g. switching at variable-
voltage and zero-slope) is given based on the model in Fig. 2b.
If the correct input parameters and circuit element values are
chosen, the circuit in Fig. 2a properly operates as a Class-Evv
PA by satisfying the following conditions (1):
vc(27w/w) = aVDD and dtc 2)
dtt=2r/W
0 (1)
where aVDD is the voltage of vc(t) at the moment the switch
is closed; for conventional Class-E operation a = 0. However,
in Class-Evv operation a is a real value4 that can be selected
freely and therefore gives a degree of freedom in the design of
a Class-Evv PA. A design set K = {KL, KC, KP, Kx, KR}
(Table 1) can be derived that relates circuit element values
and operating conditions such as supply voltage, operating
frequency and output power for the switching PA in Fig.2a.
In this section, closed form analytical expressions for each
element of the Class-Evv are derived; which enables infinitely
many Class-Evv realizations, to be selected by the parameters
q = 1/( LC), m = wRo& C ( [5], [6], [7]) and a. The
design parameters q and m are free variables like a and
mathematically can be assigned any positive real value5.
Table 1: Design Set K for Class-Evv PA6
KL = &f,KC = wCR,Kp =OUT,RKX , KR = RonVD
This section presents the derivation of the design set K for
Class-Evv PAs.
A. Circuit Description and Assumptions
The circuit model of the Class-E PA is given in Fig.2b. For
the analysis and the derivations in this paper a number of
assumptions are made:
* the only real power loss occurs on RL, Ron, Rd, RO and
Rm.
* The capacitors Cin and Cout are assumed to be linear.
* the switch (transistor) operates instantly with on-
resistance (Ron) and infinite off-resistance
3Note that the analysis in [5] is extended in [7] by taking into account a
non-zero switch on-resistance.
4Theoretically, a < 0 is possible however, for MOS type of switches the
junction diodes get forward biased when oa < 0; decreasing efficiency.
5Although mathematically q, m can be assigned any positive real value
and oa can be assigned any real value, as it is shown (later) that only certain
ranges results in design equations that are feasible in practice.
6LO and Co seen in Fig. 2a can be determined from the chosen loaded
quality factor (QL = woLoIR) where w0 = LT/C.
* the loaded quality factor (QL) of the series resonant
circuit (Lo and CO) is high enough in order for the output
current to be sinusoidal at the switching frequency
* the duty cycle is 50%
Fig.2c shows the switching behavior and the switch definition
used: in the time interval 0 < t < 7w/' the switch is closed
and in 7w/w < t < 27w/w it is opened. This switching repeats
itself with a period of 27/w.
B. Circuit Analysis
In the analysis, the current into the load, iR(t), is assumed
to be sinusoidal. Note that theoretically this occurs only for
infinite QL of the series resonant network consisting of Lo
and Co. It is however a widely used assumption [1], [3], [5]
that simplifies analysis considerably: iR(t) = IR sin(wt + ()
In the time interval 0 < t < 7r/., the switch is closed. The
KCL at the drain node can be written as:
(2)
Relation (2) can be arranged in the form of a linear, non-
homogenous, second order differential equation
cd2VC>(t) 1 dvc0. VDD -VCon
Ron dt L
-WIRCOS(t + W) = 0 (3)
which has as solution
q sin (t + () m
-(q2 q) cos (t + ()
VCOn = 1+ (m2+ 1) q4-2 q2
+VDD + eawtCo2 + ebwtCon, (4)
where, a = lVl4q2m2, b = 1 4q2m2 and p
wLIR
~2m 2m anp
VLDI Con, and Con2 follow from the continuity of the] capacitor voltage (C) and the inductor (L) current at the
switch-on moment.
In the time interval w/w < t < 27w/w, the switch is opened.
Then, in the Class-Evv PA the current through capacitance C
is
ic(t) (VDD
-vcoff (t)) dt + 1L () + tR(t) (5)
Relation (5) can be re-arranged in the form of a linear,
nonhomogeneous, second-order differential equation
d2vc of~ (t)
LC dt2d+vtoff (t) -VDD -LiRcos(t+~o) = 0 (6)
which has as solution
Vcoff (t) = Coff, cos(qwt) + COff2 sin(qwt) + VDD
(7)1 2PVDD cos(wt + 0)
C0ff1 and C0ff2 follow from the Class-Evv conditions (1).
It follows from (4) and (7) that vcon (t) and vcff (t) can be
expressed in terms of VDD and w hence be solved analytically
only if o, q, p, m and a are known. The derivation of the four
parameters o, p, q, m and a is the next step in the solution.
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t t t(t) 'S (t) 'C (t) + 'R (t) = 0
By using the contint
pacitor voltage at the sN
equations follow that h
fM(p, q, X, m, a) =
tity of the inductor current and the ca- D. Efficiency and Output Power of Class-Evv
witch turn-off moment two independent Taking the three loss mechanisms (Pin, Pswitch, Pmatch)
ave the same format: shown in Fig. 2 and the existence of certain switch (transistor)
pai(q, m, a) coso) + pbi(q, m, a) breakdown-voltage7 (VBD = z(q, m, al) VDD) into account
I X/ \ " -1- 1 CI )the efficiency and the power on the antenna can be expressed:+ci(q, m, al) = U, where i 1,2.
The variables p and o can be solved by using fi (p, q, o, m, al)
and f2(p,q, , m, a) in terms of q, m and a as given in
the appendix. Here, q, m and a are free variables that can
mathematically take any positive real value.
C. Design sets for Class-Evv operation
The results of the mathematical derivation of the solutions
leading to Class-Evv operation can be used to derive an easy-
to-use design procedure for Class-Evv PAs. Using the result
of the derivation for p(q, m,a) and o(q, m, a), analytical
expressions for the design set K {KL, Kc, Kp, Kx, KR}
can readily be derived.
KL : follows from the principle of power conservation:
I_R/2 + Pswitch = IOVDD (8)
In this relation, 1o is the average supply current:
(9)(L,
7T/W
'0 = 2 /Ron vC, (t)dt
and P5,it,h is the power spent on Ron:
7r
Pswitch 2vcRn J v (t)2dt
Substitution of (9) and p in (8) yields
KL(q, mn, a) (PVDDq)2mwn
wffo (VCon (t)- VDDVCon (t))dt
Since p and o are all functions of q, m and a, KL is a function
of only q, m and a.
T-. AF"11"xc t1iraotxi4fr1n-tla4Alfniti"n ,f "A k'TT
Drain Efficiency(r1): derived as a function of q, m and a.
j(q,mT,a) 1 Pswitch = f` vcO (t) dt
VDDIO VDDDf vcCj(t) dt
Power-Added Efficiency(PAE): as a function of q, m and
a.
PAE(q, m,a) = Pantenna -Pin
VDDIO
(q,mTn (1+ Xa )I Q clc2 Kc(q, m, a)2d2Qd Kp(q, m, a),)
where, Pantenna POUT - Pmatch, n R IPin
WCinlADd" /(2Qd), Cl = Cin/Cout, C2 Coat/C, d
VDD/VDDd,-ive. Qm is the quality factor of the inductors Lm
and Lo. Qd is the quality factor of Ld (Fig. 2b).
Power on Antenna(Pantenna): as a function of q, m and a.
Kp (q, mn, a) n V2DPantnnaq, m a)z(q, mn, a)2 1 + vn 1±QL RL
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Fig. 3. PAE and Pantenna using technology and design parameters in [4]
1VC* LU11UWS UI1CLIY ILUllli 11I UC1111111U11 UL q allU 1 L The value of cl, d and VBD depend on the characteristics of
K0c(q, m, a) = 1/(q2KL(q, mn, a)) the transistor technology. For a certain operation frequency
Kp: can easily be found as a function of q, m and a by using and transistor technology, m only depends on the value of
IR = V/2PouT/R and the definition of p: c2 since m = w/3/c2 where Q = RonCo0t which depends
Kp (q, m, a) = p(q, m, a)2/(2KL (q, m, a)2) on the transistor technology. Therefore, for a given transistor
technology, impedance transformation ratio (n), Qm and Qd,
Kx: can be derived using two fundamental quadrature PAE and Pantenna both are a function of only q, m and
Fourier components of vc(t). a. In Fig. 3, PAE and Pantenna are plotted as a function
v 2( (t of a for a few values of q using the design and technology
vR sin(wot+~o) dt+ v sin(wot+~o) dt parameters in [4]. In [4]8, QL 3, Qd = 3, n = 3, C2 = 1,iF iF w1r = 27w 1.7. 109 rad/sec and the transistor technology is
( ) 27 0.13um CMOS (thick oxide) for which VBD 2.5 3.56 V9,
VX j VC cos(wot+co) dt+J vco (t) cos(wot+,o) dt cl 4 and RonCout 10 12; resulting in mn 0.011.
7Here VBD refers to gate-drain oxide breakdown voltage which is assumed
to be lower than junction breakdown voltages. It is also assumed that
Kx(q, m, a) V V/yRvDDd,iver is chosen as max. reliable gate-source oxide breakdown voltage.
8Value of q is calculated as 1.2 from the circuit element values in [4] and
KR: follows from the definition of m and K0: Qm for Lm and Lo (bondwire) is assumed to be 30.
KR (q, m, a) = Kc(q, m, a) /m 91n [4], breakdown voltage is doubled by using a cascode topology.
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In [4], an optimization procedure based upon approximations
and simulation results is given for Class-E PAs. The PAE
measurement results given in [4] (67%, for conventional Class-
E PA) is close to theoretical value given in Fig.3 (z 71%). The
difference can be attributed to the losses due to ground bonding
and dc-feed inductance; which are not taken into account in
the analytical design equations in this paper.
Fig. 3 shows the strong dependence of PAE and Pantenna
both on q and a. It can be seen in Fig. 3 that the maximum
Pantenna for Class-Evv (q = 0.6, a = 2) is 1.65 times higher
than the maximum Pant,nna for conventional Class-E PA (q =
1.2,a 0). Besides, for q = 0.6 Class-Evv (a = 1) can
have 80% more Pantenna with only 3% less PAE than
conventional Class-E PA (a 0). For the same q = 0.6,
Class-Evv (a = 2) can have 200% more Pantenna with
- 16% less PAE than the conventional Class-E PA (a = 0).:1~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ ..................
t6 X Z X X 0~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~..............
I~~~~~ I _I
Fig. 4. Measurement Results for a 0, 1 and 2
III. PROOF OF CONCEPT DESIGN
We verified the given design equations in this paper by
simulating the model in Fig.2b by transient and pss (periodic
steady state) simulations in Spectre (Cadence). Very good
agreement in the waveforms is observed between the simu-
lations and the theory with a discrepancy of - 3%; attributed
to the finite value of QL = 5 used in the simulations.
Measurement results at low frequency (5MHz) are given in
Table 2 and Fig. 4; which verify that Class-Evv can have
higher output power with reasonable efficiency in compari-
son to conventional Class-E. The three PAs in Table 2 are
implemented on pcb by using discrete transistor (start499)
with maximum allowed peak voltage (vc 4.5 V), ceramic
capacitors and air-core inductors. In the measurements, a
54642A Oscilloscope, 34401A DMV and a E3631A DC power
supply are used. The switch (transistor) of the Class-E PA is
directly driven with a square signal from an Agilent 33250A
signal source. Due to lack of the RF source at low frequency
Pdrive couldn't be measured but is calculated to be - 3 mW.
Table 2: Measurement Results and Design Details
Design Details Class-E Class-Evv, 1 [ Class-Evvc 2
(q,a,m,QL,n) (0,0,0.001,5,2.3) (0,1,0.001,5,2.3) (0,2,0.001,5,2.3)
Frequency, VDD 5 MHz, 1.4 V 5 MHz, 1.6 V 5 MHz, 1.9 V
POUT, PDC 19.9, 29.4 mW 30.4,48.4 mW 55.2, 108.3 mW
R, r1 22Q, 67.7% 22Q, 62.8% 22Q, 51.0%
Lm, L, Vpeak 1.6, 12 uH, 4.2 V 1.4, 12 uH, 4.2 V 1.3, 12 uH, 4.2 V
C, Cm 0.26, 0.72 nF 0.42, 0.72 nF 0.79, 0.72 nF
IV. CONCLUSION
This paper shows the analytical design equations, and the
time domain analytical solution for Class-Evv PAs, including
finite dc-feed inductance and switch input/output capacitance
and on-resistance. In comparison to conventional Class-E
PAs, Class-Evv PAs can have lower peak switch voltage;
which can be utilized to obtain high output power using low-
voltage transistor technologies (e.g. CMOS). This paper shows
(theoretically and experimentally) that Class-Evv PAs can
have up to - 200% more output power than conventional
Class-E PAs under the same drive, load and reliable peak
voltage conditions, with only a modest PAE penalty.
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APPENDIX I
p and o are expressed in terms of q, m and a as follows:
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